	Туре	#	Hits	Search Text	DBs		Time Stamp
	BRS	17	Н	"20050268019"	US-PGPUB; USE	USPAT 1	2007/05/09 11:49
7	BRS	L2	H	1 and (ttl differential)	US-PGPUB; USE	USPAT 1	2007/05/09 11:51
m	BRS	L3	97	ttl with differential with (translator converter)	us-PGPUB; usi	USPAT 1	2007/05/09 12:22
4,	BRS	L.4	84	3 and @ad<"20040601"	US-PGPUB; USI	USPAT 1	2007/05/09 11:55
Ŋ	BRS	1.5		ttl with differential with (translator converter) with noise	us-PGPUB; usi	USPAT 1	2007/05/09 12:41
<b>.</b>	BRS	<u>1</u> 79	9	ttl with differential with (camera settop stb)	us-PGPUB; usi	USPAT 1	2007/05/09 12:22
7	BRS	L7	22521	ttl differential with (camera settop stb)	us-pgpum; usi	USPAT 1	2007/05/09 12:22
<b>.</b>	BRS	L8	1264	transistor with differential with (translator converter)	US-PGPUB; USI	USPAT 1	2007/05/09 12:23
O	BRS	<u>1</u> 3	0	transistor with differential with (translator converter) with (camera settop set-top stb)	us-PGPUB; usi	$\frac{2}{1}$	2007/05/09 L2:24
10	BRS	L10	0	transistor with differential with (translator converter) same (camera settop set-top stb),	us-PGPUB; usi	USPAT 1	2007/05/09 12:24
11	BRS	L12	7	ttl with differential with (translator converter) and (camera settop set-top stb)	us-PGPUB; usi	USPAT 1	2007/05/09 12:25
12	BRS	L11	52	transistor with differential with (translator converter) and (camera settop set-top stb)	us-PGPUB; usi	PAT	2007/05/09 12:28
13	BRS	L13	31	ttl with differential with (translator converter) same (noise advantage better efficient)	us-PGPUB; usi	USPAT 1	2007/05/09 12:42

10/709,823

Thomas	*	14 + C	Goarch, Tost	ח	Time Stamp
·		<del>-</del> i		US-PGPUB; USPAT	2007/0
:	Н		1 and running	US-PGPUB; USPAT	
	<u> </u>		1 and (caching with external with condition)	US-PGPUB; USPAT	
	7.1	78	(PHY LINK) with (FPGA translator converter)	US-PGPUB; USPAT	2007/05/09
	65		(PHY with LINK) with (FPGA translator converter)	US-PGPUB; USPAT	2007/05/09
	•				
į			5/9/07, EAST Version: 2.0.3.0		

	Туре	#	Hits	Search Text	DBs	Time Stamp
Н	BRS	L1	267	fpga with interface with controller	USPAT	2007/05/09
7	BRS	L2	15	fpga with interface with controller with rom	USPAT	2007/05/09 16:27
3	BRS	L3 .	117	fpga with interface with controller with programmable	USPAT	2007/05/09 16:40
4	BRS	L4		fpga with interface with controller with programmable with interrupt	USPAT	2007/05/09 16:41
2	BRS		64	(programmable with controller) with (PHY MAC (link adj1 layer))	USPAT	2007/05/09 16:42